38 lines
1.4 KiB
Diff
38 lines
1.4 KiB
Diff
|
From: Ondrej Jirman <megous@megous.com>
|
||
|
|
Date: Fri, 22 Oct 2021 18:09:09 +0200
|
||
|
|
Subject: [PATCH 19/36] clk: rk3399: Export SCLK_CIF_OUT_SRC to device tree
|
||
|
|
|
||
|
|
So that it can be used in assigned-clock-parents.
|
||
|
|
|
||
|
|
Signed-off-by: Ondrej Jirman <megous@megous.com>
|
||
|
|
---
|
||
|
|
drivers/clk/rockchip/clk-rk3399.c | 2 +-
|
||
|
|
include/dt-bindings/clock/rk3399-cru.h | 1 +
|
||
|
|
2 files changed, 2 insertions(+), 1 deletion(-)
|
||
|
|
|
||
|
|
diff --git a/drivers/clk/rockchip/clk-rk3399.c b/drivers/clk/rockchip/clk-rk3399.c
|
||
|
|
index 306910a..897581e 100644
|
||
|
|
--- a/drivers/clk/rockchip/clk-rk3399.c
|
||
|
|
+++ b/drivers/clk/rockchip/clk-rk3399.c
|
||
|
|
@@ -1259,7 +1259,7 @@ static struct rockchip_clk_branch rk3399_clk_branches[] __initdata = {
|
||
|
|
RK3399_CLKGATE_CON(27), 6, GFLAGS),
|
||
|
|
|
||
|
|
/* cif */
|
||
|
|
- COMPOSITE_NODIV(0, "clk_cifout_src", mux_pll_src_cpll_gpll_npll_p, 0,
|
||
|
|
+ COMPOSITE_NODIV(SCLK_CIF_OUT_SRC, "clk_cifout_src", mux_pll_src_cpll_gpll_npll_p, 0,
|
||
|
|
RK3399_CLKSEL_CON(56), 6, 2, MFLAGS,
|
||
|
|
RK3399_CLKGATE_CON(10), 7, GFLAGS),
|
||
|
|
|
||
|
|
diff --git a/include/dt-bindings/clock/rk3399-cru.h b/include/dt-bindings/clock/rk3399-cru.h
|
||
|
|
index 44e0a31..e83b3fb 100644
|
||
|
|
--- a/include/dt-bindings/clock/rk3399-cru.h
|
||
|
|
+++ b/include/dt-bindings/clock/rk3399-cru.h
|
||
|
|
@@ -125,6 +125,7 @@
|
||
|
|
#define SCLK_DDRC 168
|
||
|
|
#define SCLK_TESTCLKOUT1 169
|
||
|
|
#define SCLK_TESTCLKOUT2 170
|
||
|
|
+#define SCLK_CIF_OUT_SRC 171
|
||
|
|
|
||
|
|
#define DCLK_VOP0 180
|
||
|
|
#define DCLK_VOP1 181
|