58 lines
1.4 KiB
Diff
58 lines
1.4 KiB
Diff
|
--- b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
|
||
|
|
+++ a/arch/arm64/boot/dts/rockchip/rk3399.dtsi
|
||
|
|
@@ -361,54 +361,6 @@
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
- debug@fe430000 {
|
||
|
|
- compatible = "arm,coresight-cpu-debug", "arm,primecell";
|
||
|
|
- reg = <0 0xfe430000 0 0x1000>;
|
||
|
|
- clocks = <&cru PCLK_COREDBG_L>;
|
||
|
|
- clock-names = "apb_pclk";
|
||
|
|
- cpu = <&cpu_l0>;
|
||
|
|
- };
|
||
|
|
-
|
||
|
|
- debug@fe432000 {
|
||
|
|
- compatible = "arm,coresight-cpu-debug", "arm,primecell";
|
||
|
|
- reg = <0 0xfe432000 0 0x1000>;
|
||
|
|
- clocks = <&cru PCLK_COREDBG_L>;
|
||
|
|
- clock-names = "apb_pclk";
|
||
|
|
- cpu = <&cpu_l1>;
|
||
|
|
- };
|
||
|
|
-
|
||
|
|
- debug@fe434000 {
|
||
|
|
- compatible = "arm,coresight-cpu-debug", "arm,primecell";
|
||
|
|
- reg = <0 0xfe434000 0 0x1000>;
|
||
|
|
- clocks = <&cru PCLK_COREDBG_L>;
|
||
|
|
- clock-names = "apb_pclk";
|
||
|
|
- cpu = <&cpu_l2>;
|
||
|
|
- };
|
||
|
|
-
|
||
|
|
- debug@fe436000 {
|
||
|
|
- compatible = "arm,coresight-cpu-debug", "arm,primecell";
|
||
|
|
- reg = <0 0xfe436000 0 0x1000>;
|
||
|
|
- clocks = <&cru PCLK_COREDBG_L>;
|
||
|
|
- clock-names = "apb_pclk";
|
||
|
|
- cpu = <&cpu_l3>;
|
||
|
|
- };
|
||
|
|
-
|
||
|
|
- debug@fe610000 {
|
||
|
|
- compatible = "arm,coresight-cpu-debug", "arm,primecell";
|
||
|
|
- reg = <0 0xfe610000 0 0x1000>;
|
||
|
|
- clocks = <&cru PCLK_COREDBG_B>;
|
||
|
|
- clock-names = "apb_pclk";
|
||
|
|
- cpu = <&cpu_b0>;
|
||
|
|
- };
|
||
|
|
-
|
||
|
|
- debug@fe710000 {
|
||
|
|
- compatible = "arm,coresight-cpu-debug", "arm,primecell";
|
||
|
|
- reg = <0 0xfe710000 0 0x1000>;
|
||
|
|
- clocks = <&cru PCLK_COREDBG_B>;
|
||
|
|
- clock-names = "apb_pclk";
|
||
|
|
- cpu = <&cpu_b1>;
|
||
|
|
- };
|
||
|
|
-
|
||
|
|
usbdrd3_0: usb@fe800000 {
|
||
|
|
compatible = "rockchip,rk3399-dwc3";
|
||
|
|
#address-cells = <2>;
|